



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 5922

| | | | | |
|-----------------------------|---------------------------------------|--------------|------------------------|--------------------------------------|
| SERIAL NUMBER 10/675,950 | FILING DATE 10/02/2003 RULE | CLASS 257 | GROUP ART UNIT 2818 | ATTORNEY DOCKET NO. 04329.3157 |
|-----------------------------|---------------------------------------|--------------|------------------------|--------------------------------------|

APPLICANTS

Hajime Nagano, Yokohama-shi, JAPAN;

Ichiro Mizushima, Yokohama-shi, JAPAN;

 ** CONTINUING DATA *****
None

 ** FOREIGN APPLICATIONS *****
Yes

JAPAN 2003-283479 07/31/2003

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

** 12/31/2003

| | | | | |
|--|----------|---------|--------|-------------|
| Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no | STATE OR | SHEETS | TOTAL | INDEPENDENT |
| 35 USC 119 (a-d) conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance | COUNTRY | DRAWING | CLAIMS | CLAIMS |
| Verified and Acknowledged | JAPAN | 4 | 20 | 4 |
| Examiner's Signature <i>[Signature]</i> Initials | | | | |

ADDRESS

Finnegan, Henderson, Farabow,
 Garrett & Dunner, L.L.P.
 1300 I Street, N.W.
 Washington, DC
 20005-3315

TITLE

Semiconductor device and method for manufacturing partial SOI substrates

| | | |
|-----------------|---|---|
| FILING FEE | FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT | <input type="checkbox"/> All Fees |
| RECEIVED 986 | No. _____ for following: | <input type="checkbox"/> 1.16 Fees (Filing) |
| | | <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) |
| | | <input type="checkbox"/> 1.18 Fees (Issue) |